## JAYPEE UNIVERSITY OF INFORMATION TECHNOLOGY, WAKNAGHAT TEST -2 EXAMINATION- 2025

B.Tech-VI Semester (ECE)

COURSE CODE (CREDITS): 18B11EC612 (4)

MAX. MARKS: 25

COURSE NAME: VLSI TECHNOLOGY

COURSE INSTRUCTORS: Dr. Shruti Jain

MAX. TIME: 1 Hour 30 Minutes

Note: (a) All questions are compulsory.

(b) The candidate is allowed to make Suitable numeric assumptions wherever required for solving problems

	Question	CŐ	Marks
Q.No		*	
Q1	i. Low noise margin is expressed as		
	ii. An nMOS is turned ON if its gate is connected to	2	5
	voltage. On the other hand, a pMOS is turned ON if		
	its gate is connected tovoltage.		
	For calculating V <sub>II</sub> , the driver current is inregion.		
	iv. For nMOS linear Enhancement load inverter if $v_0 = 3V$		
	and $v_i = 0.1 \text{V}$ , then driver current is in		
	v. The low output voltage is than low input		
	voltage (less/ more).		
Q2	i. Find the aspect ratio of driver for Resistive load inverter	4	-3 + 2
	with the following parameters: $R = 10 \text{ k}\Omega$ , $V_{\text{OL}} = 0.6 \text{ V}$ ,		
	$\mu_{\rm n}C_{\rm ox} = 22.0 \ \mu \text{A/V}^2, V_{\rm TO} = 1 \text{V}, V_{\rm DD} = 5.0 \text{V}.$		
	the state of a resistive		
	ii. Explain the Voltage transfer characteristics of a residive load n-MOS inverter. Give brief about transition width,		
	logic swing and noise sensitivity.		
	Determine the low output voltage for Saturated E-MOS inverter		
Q3	when biased at $V_{DD} = 4V$ , $k' = 45\mu A/V^2$ , $V_{t0D} = V_{t0L} = 0.8V$ ,	4	5
	when biased at $V_{DD} = 4V$ , $k = 45\mu AV$ , $V_{DD} = 4V$		
	$(W/L)_D = 20/2$ , $(W/L)_L = 2/2$ , $V_{in} = 3.2V$ .	<del> </del>	<del></del> -
Q4	The nMOS depletion load inverter biased at $V_{DD} = 5V$ .		
Control of the second s	Assume transistor parameters of $k_L = 10 \mu \text{A/V}^2$ , $k_D = 0.0000000000000000000000000000000000$	e t	2.5 + 2.5
	$100 \mu \text{A}/\text{V}^2$ , $V_{\text{TD}} = 1 \text{V}$ , $V_{\text{TL}} = -2 \text{V}$ . Calculate the power		
	dissipated in the inverter circuit:		
	a. when $v_i = 0.03 \text{ V}$		
	b. when $v_i = 5V$		
	ii. Design of a depletion load nMOS inverter such that the		
	maximum power dissipation is 350 µW, and the output		
	voltage is 0.05V when $v_i = 5V$ . The parameters are :	<u></u>	

	$\mu_n C_{ox} = 35 \mu A/V^2$ , $V_{th} = 0.8V$ (enhancement-type), $V_{tL} = -2V$ , $V_{DD} = 5.0V$ . Assume aspect ratio for driver as 10.
Q5	i. Sita has drawn a model (as shown in Fig 1) for her project. She is explaining the circuit to her project coordinator. You are required to help her in explaining all components and sources (as mentioned in Fig 1) with formulas.
	ii. Explain the effect of different scaling on voltages.  Go
	S B Fig 1