JAYPEE UNIVERSITY OF INFORMATION TECHNOLOGY, WAKNAGHAT TEST -III EXAMINATION- Dec 2017

B.Tech III Semester COURSE CODE: 10B11EC401 MAX. MARKS:35 COURSE NAME: Digital Electronics **COURSE CREDITS: 4** MAX. TIME: Two Hr Note: All questions are compulsory. Carrying of mobile phone during examinations will be treated as case of unfair means. Q1) Design a 4 bit bidirectional serial in serial out shift register using D flip flop. Q2) Design a 3 bit synchronous UP / DOWN counter using JK flip flop. Q3) Convert the decimal number 3.248 X 10⁴ to a single – precision floating point Number. **(3)** Q4)Add the following numbers **(3)** $DF_{16} + AC_{16}$ (ii) $13_8 + 25_8$ (i) 01010011 Minimize the following expression F (ABCDI Q5) map, where A is the MSB $F = \sum_{m} (0, 1, 4, 8, 12, 13, 15, 16, 17, 23, 29, 31)$ **(3)** Q6) Design a 3 bit synchronous counter which counts the following sequence. **(5)** K flip flop using K map. Q7) Design SR flip flop from **(5) Q8**) prefer synchronous counters over asynchronous counters. **(5)** the difference between a latch and a flip flop. Dist any three applications of shift registers. What is race around condition in J K flip flop. Implement NAND gate using 2 X 1 MUX.

Q9) Implement the following Boolean expression F (A, B, C, D) where A is MSB and D is LSB bit, using 4 X 1 MUX by considering MSB bits as select lines.

(5)