Vivel Sengal

Rali	No:	

## JAYPEE UNIVERSITY OF INFORMATION TECHNOLOGY, WAKNAGHAT

## TEST-1 - September 2017

B.Tech (CSE & IT) 7th Semester

COURSE CODE: 13B1WCI731

MAX. MARKS: 15

COURSE NAME: Arm Based Embedded System Design

**COURSE CREDITS: 03** 

MAX. TIME: 1 Hrs

Note: All questions are compulsory. The carrying of mobile phone during examinations will be treated as a case of unfair means.

- 1. (a) Draw and explain the classical distribution of ARM CORTEX Series for 8 bit, 16 bit [3] and 32 bit
  - (b) What is the difference between RISC and CISC? Explain using tabular format [2]
- 2. (a) Tell about the Exception Handling in ARM processor. What does the ARM Core do [2] automatically for every exception?
  - (b) Why should you design the DSP algorithm in general ARM architecture so that [1] saturation is not required? [2]
- (c) Explain the structure of ARM ADS (ARM Developer Suite) Tools 3. (a) Draw and explain the registers bank of ARM architecture for following operating
- modes:
  - i. User
  - ii. **FIQ**
  - iii. **IRQ**
  - Supervisor
  - Abort v.
  - Undef vi.
  - System

[3]

(b) Expain the bit distribution of following ARM Program Status Registers

