Dr. Vivele Sehgal

JAYPEE UNIVERSITY OF INFORMATION TECHNOLOGY, WAKNAGHAT TEST -2 EXAMINATION- 2016

B.Tech IV Semester

COURSE CODE: 10B22CI421

MAX. MARKS: 25

COURSE NAME: Computer Organization

COURSE CREDITS: 04

MAX. TIME: 1Hr 30 Min

Note: All questions are compulsory. Carrying of mobile phone during examinations will be treated as case of unfair means. Each question carries equal marks.


1. (a) The following control inputs are active in common bus system shown in Figure below. For each case, specify the register transfer that will execute during the next clock transition.

	S ₂	S_1	S_0	LD of register	Memory	Adder and Logic Circuit
a.	1	1	1	IR	Read	
b.	1	1	0	PC	410	
c.	1	0	0	DR	Write	
d.	0	0	0	AC		Add

(b) Fill-up the following control inputs are active in common bus system shown in Figure below. For each case of register transfer that will execute during the next clock transition.

	S ₂	S_1 S_0	LD of register	Memory	Adder and Logic Circuit
a.		A. A.V	P		
b.					
c.					
d.					

- a. $AR \leftarrow PC$
- b. $IR \leftarrow M[AR]$
- c. $M[AR] \leftarrow TR$
- d. $AC \leftarrow DR$, $DR \leftarrow AC$ (done simultaneously)



- 2. Draw and explain the Hardwired Control Organization of basic computer with instruction register.
- 3. Draw and explain the common bus architecture for fetch and decode phase.

T0: AR \leftarrow PC (S0S1S2=010, T0=1)

T1: $IR \leftarrow M [AR]$, $PC \leftarrow PC + 1 (S0S1S2=111, T1=1)$

T2: D0, ..., D7 \leftarrow Decode IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)

- 4. What are the various phases of instruction cycle? Explain the instruction cycle with a flow chart to determine the type of instruction.
- 5. Explain the following register and memory reference instructions with symbolic description of RTL

production and the same of the	
	r:
CLA	rB ₁₁ :
CLE	rB ₁₀ :
CMA	rB ₉ :
CME	rB ₈ :
CIR	rB ₇ :
CIL	rB ₆ :
INC	rB ₅ :
SPA	rB ₄ :
SNA	rB ₃ :
SZA	rB ₂ :
SZE	rB ₁ :
HLT	rBo:

Symbol	Operation Decoder	Symbolic Description
AND	D_0	
ADD	D ₁	
LDA	D_2	
STA	D_3	
BUN	D_4	
BSA	D_5	
ISZ	D ₆	