Thanshyam Ringy

## JAYPEE UNIVERSITY OF INFORMATION TECHNOLOGY, WAKNAGHAT TEST-3 EXAMINATION- JUNE -2016

## B. Tech 8<sup>th</sup> Semester

(Electronics and Communication Engineering)

C	OURSE CODE: 11B1WEC232	MAX. MARKS: 35
С	OURSE NAME: SOFTWARE DEFINED RADIO	
C	OURSE CREDITS: 03	MAX. TIME: 2 HRS
N	ote: All questions are compulsory. Carrying of mobile phone dur	ing examinations will be
tr	eated as case of unfair means.	
Q	• 1(a) What are the digital signal processing hardware issues? D in details.	Piscuss any one potential issue
	(b) Why is it desirable to use direct conversion receiver to impl	ement an array? [3]
Q.	. 2(a) What features do FPGA have that are beneficial for implementation?	the software defined radio
	(b) What are the advantages of FPGA as compared to DSP and	ASIC? [3]
Q.	<b>. 3(a)</b> What is the dynamic range? Discuss its principal challe software defined radio receiver design.	enges of dynamic range of a
	(b) What is the CORBA? What is its role in software defined ra	adio? [3]
Q.	. 4(a) What is the drawback of Direct Digital Synthesizer system help to combat this drawback?	s and how can hybrid systems [4]
	(b) What is the CORDIC algorithm and how is it used to perfo software defined radio? Explain with suitable diagram.	rm Direct Digital Synthesis in
2.	5(a) What is the benefit of using the multi-stage (rather than decimator or interpolator when large changes of sampling rate	
	(b) Why is it important for the RF components in an anti- characteristics across the channel?	tenna array to have uniform