JAYPEE UNIVERSITY OF INFORMATION TECHNOLOGY, WAKNAGHAT

SUMMER SEMESTER (JULY 2016)- B-Tech END TERM EXAM

COURSE CODE: 10B11EC612

COURSE NAME: VLSI Technology and Applications

COURSE CREDITS: 4

MAX. MARKS: 50 MAX. TIME: 2 HRS

1. Derive the pull up and pull down ratio for an nMOS inverter driven by another nMOS inverter.

- 2. Consider the following parameters for n- channel enhancement type MOSFET having grading coefficient for junction as 0.4, Substrate doping = 3×10^{12} cm⁻³, Source/Drain doping = 10^{19} cm⁻³, gate oxide thickness = 40 nm, junction depth= $1.2 \mu m$, length of drain = $9\mu m$, width = $4\mu m$. If drain voltage is 4V, find drain-substrate diffusion capacitance.
- 3. Consider a resistive load inverter circuit with $V_{\rm DD} = 5 \, \rm V$, $k_n^* = 20 \, \mu A/V^2$, $V_{\rm T0} = 0.8 \, \rm V$, $R_{\rm L} = 200 \, \rm K\Omega$, W/L = 2. Find the high state and low state noise margin of the circuit.
- 4. Explain the different steps of fabrication of *n* type Enhancement MOSFET.
- 5. Sketch the CMOS logic circuit and stick diagram that realizes the two input NAND gate.