## JAYPEE UNIVERSITY OF INFORMATION TECHNOLOGY, WAKNAGHAT TEST -3 EXAMINATION- May 2019

## **B.Tech VI Semester**

COURSE CODE: 10B11EC612	MAX. MARKS: 35
COURSE NAME: VLSI TECHNOLOGY AND APPLICATIONS	
COURSE CREDITS: 04	MAX. TIME: 2 Hrs
Note: All questions are compulsory. Carrying of mobile phone during treated as case of unfair means.	examinations will be
1. [CO1, CO2, CQ3, C	04, CO5][1 * 10 =10]
I(nMOS/ pMOS) can pass a logic 0 perfectly, but	cannot pass a logic 1
perfectly.	
II. AND terms are realized byconnections of nMOS in pull	down network.
III. Two input NOR gate requires six transistors in CMQS logic	(True / False)
	y a factor $S^2$ / increased
by $S^2$ )	
V. Assuming depletion load, draw the logic diagram for $\overline{A(B+CD)}$ .	
VI. Does the substrate bias affect CMOS circuits? How.	
VII. Specify the notation for $p$ diffusion, and $n$ -substrate used for fabr	ication process.
VIII. Express the formulas for small signal parameters?	
IX. In pass transistors for n-MOS, if $V_i > V_{\text{max}}$ than what is the or	utput of the transistor?
Assume gate voltage as $V_{ m DDG}$ , source voltage as $V_{ m DD}$ and threshold	voltage as $V_{\rm thn}$ .
x. For (NAND/ NOR) gate the effective length of the driv	er transistors doubles.
The state of the s	
2. A GMOS NOR2 gate is designed using n-MOS with a value of k	n. The p-MOS are both
2. A GMOS NOR2 gate is designed using <i>n</i> -MOS with a value of $k$ described by $k_p = 2.2 k_n$ . Find the value of midpoint voltage for the	ne case of simultaneous
switching if the power supply is 3.3V, threshold voltage for	
threshold voltage for <i>p</i> -MOS is <b>-</b> 0.80V.	[CO1, CO4] [5]
3. Consider a CMOS inverter circuit with the following parameters	$v_{DD} = 3.3 \text{V}, \ V_{TO,n} =$
0.6V, $V_{\text{TO,p}} = -0.7\text{V}$ , $k_R = 2.5$ . Calculate Low noise margin	[CO4] [5]

- 4. In the inverter circuit what is meant by  $Z_{\rm pu}$  /  $Z_{\rm pd}$ ? Derive the required ratio between  $Z_{\rm pu}$  /  $Z_{\rm pd}$  if an nMOS inverter is to be driven from another nMOS inverter. Assume  $V_{\rm th} = 0.3 V_{\rm DD}$ , and  $V_{\rm thdep} = -0.7 V_{\rm DD}$  [CO6] [5]
- 5. Explain the different steps of fabrication for enhancement *n*-type MOSFET [605] [5]
- 6. Draw the stick diagram of the logic expression  $f(A, B, C) = \overline{A + B(C + D)}$  using CMOS logic. Find the equivalent circuit for nMOS transistor only, assuming that  $(W/L)_n = 10$  for all n-MOS transistor. [CO5] [5]