

Analysis of double-gate CMOS for double-pole four-throw RF switch design at 45-nm technology

Viranjay M. Srivastava · K.S. Yadav · G. Singh

Published online: 19 April 2011
© Springer Science+Business Media LLC 2011

Abstract In this paper, we have analyzed a 45-nm RF CMOS switch design technology with the double-pole four-throw circuit by using independently controlled double-gate MOSFET. The proposed switch reduces the number of transistors and increases the logic density per unit area as compare to the conventional CMOS switch. With the unique independent double-gate properties, we have demonstrated the potential advantages in terms of the drain current, threshold voltage, attenuation with ON resistance, flat-band capacitances, charge density and power dissipation of the proposed switch, which provides a switch with a significant drive circuit that is free from the signal propagation delay and additional voltage power supply. Moreover, the main emphasis is to provide a plurality of such switches arranged in a densely configured switch array, which provides a lesser attenuation, and better isolation with fast switching speed.

Keywords 45-nm technology · Double-gate MOSFET · DP4T switch · Radio frequency · RF switch · Attenuation · CMOS switch · VLSI

1 Introduction

In the antenna selection system, signals from a subset of the antennas are processed at any time by the limited bandwidth

of radio frequency (RF), which is available for the receiver. Hence, the transmitter needs to send pilots multiple times to enable the receiver to estimate the channel state of all the antennas and select the best subset. In the RF transceiver system, multiple antenna system circuitries are used to substitute conventional single antenna circuitry, which improves the transmission capability and reliability of the communication systems. With the multiple antennas, data transfer rate is increased by the same factor, as the number of antenna are used, for example, we have three antennas used in the transceiver, then the data transfer rate will increased by a factor of ‘3’. Antenna selection system and switching mechanism is essential to circumvent the uses of several RF chain associated with the various antennas [1, 2].

The transistor scaling necessitates the integration of new device structures. The double-gate (DG) MOSFETs are example of this, which are capable for nanoscale integrated circuits due to their enhanced scalability compared to bulk or Si-CMOS [3, 4]. When we are using a switch with multiple-gates, the behavior of these switches depends on the number of gates, which controls the operational process of the device. So the additional logic functions can be implemented into a single chip transistor. The transistors which use independently controlled gates are not limited to only two gates, but for the geometrical reasons of the transistor and the connectivity of the transistor terminals, it is suitable to use only two gates. Independent double-gate transistors can be used to implement the universal logic functionality within a single transistor [5]. Recently, Gidon [6] has investigated the two-dimension DG MOSFET and combat the high aspect ratio of the transistor (thin channel compared to its length) by introducing an anisotropy scale factor in its geometry. Lu and Taur [7] have presented an analytic potential model for long channel symmetric and asymmetric DG MOSFETs. The model is derived rigorously from the exact solution

V.M. Srivastava (✉) · G. Singh
Department of Electronics and Communication Engineering,
Jaypee University of Information Technology, Solan 173234,
India
e-mail: viranjay@ieee.org

K.S. Yadav
VLSI Design Group, Central Electronics Engineering Research
Institute (CEERI), Pilani 333031, India

to the Poisson's continuity equation and current continuity equation without the charge-sheet approximation. To preserving the proper physics, volume inversion in the sub-threshold region is well accounted for the model. For these analytical expressions of the drain current, terminal charges and capacitances for the long channel DG MOSFETs are found continuous in all operation regions, such as linear, saturation, and sub-threshold. The drain current model, charge model, trans-conductance model and capacitive model for symmetrical and asymmetrical DG MOSFETs is also developed in [7].

Mekanand and Eungdamorang [8] have proposed the DP4T RF CMOS switch at frequencies 2.4 GHz and 5.0 GHz exhibits an insertion loss of 0.75 dB and 0.86 dB, respectively with 1 dB compression point of 31.86 dBm and realizes the minimal distortion, negligible voltage fluctuation, and low power supply of only 1.2 V, which is used in wireless local area network and other advanced wireless communication systems. They also discussed the advantages of switch using a CMOS as shown in Fig. 1(a), instead of a single NMOS switch in the dynamic range. This dynamic range in the ON state is significantly increased, which allows a full signal swing. Moldovan et al. [9] have demonstrated the analytically compact undoped DG MOSFET model and forecast the effect of the volume inversion on the intrinsic capacitances and shows that the transition from volume inversion regime to the double gate behavior. This result shows that intrinsic capacitances are more as well as limit the high speed (delay time) behavior of the DG MOSFETs under volume inversion regime. Lee et al. [10] have presented a novel architecture for the DPDT, DP4T, and 4P4T RF switches with simple control logics and high power handling capabilities, which require only one, two and three control lines, respectively. The developed DPDT switch demonstrates 1.0 dB of insertion loss, 19 dB of isolation, and 31 dBm of input P_1 dB, 34.5 dBm of input P_1 dB in 3/0 V operation at 5.8 GHz. The DP4T and 4P4T switches exhibit 1.8 dB, 2.8 dB insertion loss, and 23/37 dB, 20/35/55 dB of isolation, respectively, and 31 dBm of input P_1 dB, 35 dBm of input P_1 dB in 3/0 V operation at 5.8 GHz. Woerlee et al. [11] have presented the impact of scaling on the analog performance of MOS devices at RF frequencies and explored the trends in the RF performance of nominal gate length NMOS devices from 350-nm to 50-nm CMOS technologies. The RF performance metrics such as the cut-off frequency, maximum oscillation frequency, power gain, noise figure, linearity, and $1/f$ noise were explored in the analysis [12]. The minimum gate length of NMOSFET devices as 350-nm, 250-nm, and 180-nm CMOS technologies were studied. Lee [13] has presented the standard digital CMOS process which offers number of ways to improve the characteristics of on-chip passive elements. In particular, it is possible to reduce significantly the severity of substrate


loss. It is clear from [14] that the scaling trends properly exploited and combined with new insights into the device and oscillator noise enables the CMOS IC technology to perform at GHz frequencies to make it attractive for application specific once thought the sole province of more exotic technologies. Srivastava et al. [15] have proposed a DP4T switch design with CMOS inverter property, which was improved version of already existing DP4T switch.

The symmetrical double-gate MOSFET has been the focus of much attention for the application as RF switch because of its intrinsic strength to short channel effects and improved drain current capability. This switch experiences the minimal distortion, negligible voltage fluctuation, and low voltage (1.0 V) power supply. A better conformity between the numerical simulations and analysis of the proposed model has been achieved. In the development of RF switches for high frequency communication systems and devices, we proposed a DP4T DG RF CMOS switch as shown in Fig. 1(b) and compare its properties such as attenuation, losses, higher gain, and switching time with the existing DP4T RF CMOS switch as shown in Fig. 1(a). In this paper, we have extend our recently reported work [15] and proposed a DP4T switch design and replace the CMOS inverter property with DP4T RF switches, by using DG CMOS for 45-nm technology. This design of double-gate transistors resolves the problem of short channel effect that occurs in MOSFET structures. At present the double-gate devices becomes non-planar transistor architectures, which is a solution for sub 45-nm nodes [16–18]. The desired switching system must have a simple and low cost structure which can also confine all the improvement of Multiple-Input, Multiple-Output (MIMO) systems [19]. This proposed switch is cost effective and able of selecting data streams from the two antennas for transmitting and receiving processes simultaneously. This paper is organized as follows: Sect. 2 discusses the design and combination of DG MOSFETs. Section 3 discusses about the two different aspect ratios for a MOSFET and Sect. 4 describes the attenuation of the proposed configuration. Section 5 has discussed the computation of flat-band and power dissipation. Finally, Sect. 6 concludes the work.

2 Design of double-gate MOSFET

In general, the DG MOSFET devices are employed with tied gate controlled (TGC) or independently gate controlled (IGC). The tied gate controlled circuit topology resembles conventional planar CMOS configuration and provides higher current density with potential drive capability as well as more compact layout area. For the independent gate controlled MOSFET, symmetrical DG devices can reduce the transistor count and results the significant reduction in the chip area to implement a given logic function [20].

Fig. 1 Schematic circuit diagram of the (a) conventional DP4T CMOS transceiver switch [8] and, (b) proposed DP4T DG RF CMOS transceiver switch for advanced communication systems



Independent control of both gates (front and back gate) of the DG MOSFET in the double-gate can be used to improve the performance and reduces the power loss in the circuits. It can also be used to merge parallel transistors in the non-critical paths. This results the reduction in effective switching capacitance and hence power dissipation [21]. Since the behavior of a switch depends on the number of controlling gates and additional logic circuit can be implemented into a single transistor. Independent double-gate transistors can be applied to implement universal logic functionality within a single transistor. These features make Si-CMOS significant for use in applications that require mixed RF and digital systems [22–24].

Independently controlled gate transistors reduces the number of transistors from circuit design perception, as two transistors connected in series or parallel combination can be compounded into the one transistor as shown in Fig. 2.

This procedure reduces the transistors stack height as well as chip area and power consumption. Also ‘OR’ and ‘AND’ type devices directed to higher gate delay and leakage, respectively for IGC. So during the circuit is inactive, the input patterns should be applied in a way that both gates are at the same potential to reduce the leakage to a minimum. Numerous devices can be used in between the paths to balance the lower drive current in the IGC. However, in some cases the TGC is a better choice as a substitute for using multiple IGC. For this reason a trade-off between area reduction, gate delay and leakage has to be selected, when using transistors with independently controlled gates. Table 1 shows the transistor status for IGC and TGC with logic design.

The use of IGC is better for gates with small fan out and short capacitive wire loads. The circuit of Fig. 2(a) uses independently controlled gates which are investigated by simulated in [25–28] and their characteristic is shown in





Fig. 2 Conversion of the (a) series and parallel combination of n-MOSFET/p-MOSFET to DG MOSFET and (b) transfer characteristics of independent double-gate MOSFET [5]

Table 1 Design for Independent Gate Configuration (IGC) and Tied Gate Configuration (TGC)

Figure 2(a)	Type	Logic	Independent Gate Configuration			Tied Gate Configuration		
			Gate 1	Gate 2	Transistor Status	Gate 1	Gate 2	Transistor Status
Case 1	N	AND	Low	High	OFF	High (Va)	High (Vb)	ON
Case 2	P	AND	High	Low	OFF	High (Vc)	High (Vd)	OFF
Case 3	N	OR	Low	High	ON	Low (Ve)	Low (Vf)	OFF
Case 4	P	OR	High	Low	ON	Low (Vg)	Low (Vh)	ON

Fig. 2(b). We have designed a simple double-gate MOSFET as in Fig. 3 and gates are named as G_1 and G_2 and its lay-

out for n-type DG MOSFET is shown in Fig. 4(a) and p-type DG MOSFET is shown in Fig. 4(b). These layouts are drawn




Fig. 3 Schematic of the basic double-gate n-MOSFET

Table 2 An effective aspect ratio for different combination of transistors as shown in Fig. 2

Figure 2(a)	Effective aspect ratio
Case 1	0.5(W/L)
Case 2	2.0(W/L)
Case 3	0.5(W/L)
Case 4	2.0(W/L)

with Microwind 3.1 version. The scalable CMOS rules support both *n*-well and *p*-well processes. Here we use MO-SIS recognized *n*-well process based technology codes that specify the well type of the process selected. In Fig. 4(b) the green boundary shows the well for the designing of p-type DG MOSFET and also an extra drain voltage (V_{dd}) is applied to support that well. With this double-gate MOSFET, we can design all the connection of Fig. 2 with the aspect ratio (W/L) as shown in Table 2.

3 Aspect ratio for 45-nm DG MOSFET

The smaller MOSFETs with a lower aspect ratio (W/L) are desirable for several reasons. The main reason is to make higher transistors density on a chip area. This results in a chip with the same functionality in a smaller area or more functionality in the same area. Since fabrication costs for a semiconductor wafer are relatively fixed, the cost per integrated circuits is mainly related to the number of chips that can be produced per wafer. Hence, the smaller ICs allow more chips per wafer, reducing the price per chip. In fact, over the past 30 years the number of transistors per chip has been doubled every 2–3 years once a new technology node is introduced. Also, the smaller transistors switches are faster. For example, one approach to size reduction is a scaling of the MOSFET that requires all device dimensions to reduce proportionally. The main device dimensions are the transistor length, width, and the oxide thickness, each (used to) scale with a factor of 0.3 per node. This way, the transistor channel resistance does not change with scaling, while gate capacitance is cut by a factor of 0.3. Hence, the RC delay of the transistor scales with a factor of 0.3 means it decreases.




Fig. 4 Layout of the (a) n-type DG MOSFET, and (b) p-type DG MOSFET

For the purpose of 45-nm technology, we selected two aspect ratios. First, the channel length $L = 0.045 \mu\text{m}$ and channel width $W = 22.5 \mu\text{m}$ (aspect ratio is 500), and second the channel length $L = 0.045 \mu\text{m}$ and channel width $W = 90 \mu\text{m}$ (aspect ratio is 2000). With the help of Microwind 3.1 version, the simulated results for aspect ratio 2000 are shown in Fig. 5(a). For the DP4T DG RF CMOS switch design, we consider the control voltage of 1.0 V. At this voltage, the drain to source current (I_{ds}) decrease with respect to bulk voltage. So for higher I_{ds} as of 85 mA, lowest bulk voltage ($V_b = 0 \text{ V}$) is needed. Also for aspect ratio of 500, Fig. 6(a) shows 22 mA of current I_{ds} at control voltage of 1.0 V with lowest bulk voltage ($V_b = 0 \text{ V}$). Since in double-gate MOSFET bulk voltage is zero, so we can obtain the highest current easily using this proposed switch.

Figures 5(b) and 6(b), shows the threshold voltage for the n-MOSFET of aspect ratio 2000, with channel length




Fig. 5 Characteristics of the (a) drain current with gate to source voltage, and (b) threshold voltage with the aspect ratio 2000





Fig. 6 Characteristics of the (a) drain current with gate to source voltage, and (b) threshold voltage with the aspect ratio 500

Fig. 7 Characteristics of capacitances with drain to source voltage for n-MOSFET with aspect ratio 2000



$L = 0.045 \mu\text{m}$ and channel width $W = 90 \mu\text{m}$, and for aspect ratio 500, with channel length $L = 0.045 \mu\text{m}$ and channel width $W = 22.5 \mu\text{m}$, respectively. Both the curves represent the same result means this threshold voltage V_t is 0.3 V, whereas for already existing CMOS switch Fig. 1(a), which is 0.7 V. So the decrement of the threshold voltage is a good advantage of 45-nm technology. Since ultra thin body SOI FETs are capable to achieve better control on the channel by the gate, and hence, reduces leakage currents and short channel effects. We can achieve this property using proposed double-gate MOSFET, because this DG MOSFET has intrinsic or lightly doped body which reduces the threshold voltage (V_t) variations due to random dopant fluctuations [29, 30] and enhances the mobility of carriers in the channel region and therefore ON current. So we tried to remove the doping from body or use a pure material. Figure 7 shows the gate capacitances with respect to source and drain. Gate-source capacitance (C_{gs}) increases with the increase in drain-source voltage whereas gate-drain capacitance (C_{gd}) decreases. After the V_{ds} 0.60 V, both capacitances become stable at C_{gs} 1.8 fF and C_{gd} 0.8 fF.

4 Attenuation ('ON' switch resistance)

Since the modern communication systems require variable attenuators and variable gain amplifiers for amplitude control, in a variety of applications, such as automatic level control loops, modulators, and phased array systems. Variable

attenuators are more suitable for applications which require high linearity, low power consumption, and low temperature dependency, which cannot be achieved with variable amplifiers [31]. The amplitude control circuits such as variable attenuators and variable gain amplifiers are required in a variety of applications, including the automatic gain control of transmitter/receiver systems, amplitude weighting in phased array radars, and temperature compensation of power amplifiers [32]. These attenuators mainly achieve relative attenuations from insertion loss differences by on/off control of RF switches. Switched path attenuators use single-pole double-throw (SPDT) switches to steer the signal path between a thru line and a resistive network. This topology provides low phase variation over attenuation states, but it exhibits high insertion losses at reference states due to the cumulative losses of all SPDT switches for a multi-bit design, and it occupies a large chip area. Accordingly, it is not suitable for the design of CMOS digital step attenuators. So the proposed design of DP4T RF CMOS switch overcomes to this problem.

For the proposed switch ON condition, an effective resistance (R_{ON}) measured from input to output. Since R_{ON} changes with temperature (highest at high temperature), supply voltage, and to a minor degree with signal voltage and current. The ON-state resistance of CMOS switching elements can be approximated as;

$$R_{ON} = \frac{L}{WK_P(V_{CTL} - V_t)} \quad (1)$$




Fig. 8 Attenuation at control voltage $V_{CTL} = 1.2$ V for, (a) 0.8- μ m technology and (b) 45-nm technology

where L, W, K_P, V_{CTL} and V_t are the gate length (2.0, 1.2, 0.8 microns or 45-nm technology depends on technology used), gate width, intrinsic transconductance, control voltage on the gate and the threshold voltage, respectively. The level of attenuation (ATT) depends upon R_{ON} , with Z_0 (50 Ω). For lowering the attenuation, R_{ON} should be low, aspect ratio (W/L) should be high, which is achieved with the proposed DP4T DG RF CMOS switch as shown in Fig. 1(b) compared to DP4T RF CMOS switch as shown in Fig. 1(a). So we reach at the lower attenuation with proposed switch at 45-nm technology. The model presented here is based on the use of the switching element as a series reflective attenuator. The level of attenuation is given by the following expression;

$$ATT = 20 \log \left[1 + \frac{R_{ON}}{2Z_0} \right] \quad (2)$$

where R_{ON} is the ON state series resistance of the attenuator modeled using (1) and Z_0 is 50 Ω . The 50 Ω coax-

ial cables are most commonly used coaxial cables and they are used with radio transmitters, radio receivers, laboratory equipments and in Ethernet network. Note that the minimal change in element characteristics over 0 to 5 V range, validating the use of these devices at lower control voltages. For this purpose at 0.8- μ m technology DP4T DG RF CMOS switch design we compare $L = 0.8$ μ m and $W = 400$ μ m with the $L = 2.0$ μ m and $W = 4000$ μ m (aspect ratio is 500 and 2000 respectively) and for 45-nm technology switch design we compare $L = 0.045$ μ m, $W = 22.5$ μ m, with $L = 0.045$ μ m, $W = 90$ μ m (where aspect ratio is 500 and 2000 respectively same as before), here we discussed the attenuation, which is found that at lower size, attenuation is lower [15, 33–36]. Attenuation measurements were performed on the 0.8- μ m and 45-nm technology by varying the gate control voltage (V_{CTL}) over a 0 to 1.2 volt range. Figures 8(a) and (b), shows the results of measurements at 1 GHz, indicating a useful attenuation range up to 210 dB and 120 dB. The data are plotted with an attenuation model for comparison [37].

For the proposed DP4T DG RF CMOS switch as shown in Fig. 1(b), $(W/L)_{NET} = W/L$ as series combination of two parallel n-MOSFET and two parallel p-MOSFET. From Fig. 8(a) and (b), at control voltage 1.0 V, attenuations for aspect ratio 500 are 178 dB and 87 dB at 0.8- μ m and 45-nm technology, respectively. Similarly, the attenuations for aspect ratio 2000 are 150 dB and 60 dB at 0.8- μ m and 45-nm technology, respectively. From these discussions we conclude that for the lower technology, attenuation is more compared to higher technology. With scaling device dimensions and increasing short channel effects, multiple gate transistors can be investigated to obtain an improved gate control. However, this design of double-gate transistors resolves the problem of short channel effect occurs in MOSFET structures [38–40]. If the both gates of double-gate are independently controlled, then logic density can be increased also logic functionality increases.

5 Computation of flat-band and power dissipation

The design of analog and RF circuits in CMOS technology has become increasingly more difficult as device modeling faces new challenges in the deep sub-micrometer regime and emerging circuit applications. Sarkar et al. [41] investigated the influence of both channel and gate engineering on the analog and RF performances of DG MOSFETs for system-on-chip applications. Shi and Wang [42] defined a physical model by using a properly defined physical criterion for surface potential pinning. An approximate but explicit expression is also derived for the linearly extrapolated threshold voltage of fully depleted, symmetrical DG MOSFET capacitors with intrinsic or doped silicon bodies. They found

a better result between the values of threshold-voltage calculated using this expression and those extracted from the numerically simulated current-voltage characteristics of DG MOSFET. Instead of increasing monotonically with the gate oxide thickness, the linearly extrapolated threshold voltage of a DG MOSFET device with a doped silicon body is found to exhibit a global minimum. The dependence of this minimum threshold-voltage on body doping concentration is evaluated.

In general, the physical oxide thickness is determined by ellipsometer, but its accuracy cannot be guaranteed for those of very thin oxides. Another approach is using high resolution transmission electron microscopy analysis. This method is more accurate, but still suffers from high cost and low throughput. In addition, the thickness measured with these methods is physical thickness. It cannot be employed to determine the equivalent oxide thickness of the high dielectric constant (high-K) materials, proposed for future ULSI CMOS application, because dielectric constants of these materials are different to that of oxide. Furthermore, the thickness of thick oxide can also be derived from the electrical capacitance–voltage (C – V) data in inversion region or strong accumulation region [43, 44]. However, this method cannot be applied directly for thin oxide, because the thickness measured from C – V curve consists of poly-gate depletion width, oxide thickness, and inversion charge thickness for the inversion state. Both oxide thickness and accumulation charge thickness are included for strong accumulation state. Therefore, Chain et al. [45] have proposed a novel and simple method to determine ultrathin oxide thickness, based on the measuring of MOS flat-band capacitance. At flat-band condition, the surface band bending and the semiconductor charge are both small and can be neglected. Here the classical MOS theory can be safely applied without considering partial differential equation and quantum mechanism, thus simplifying the extracting of thickness procedure [46].

The presented model of a DP4T DG RF CMOS switch predicts that the flat-band capacitance equals the oxide capacitance. This is due to ignoring any charge variation in the semiconductor, as in double-gate MOSFET this is intrinsic or lightly doped [47]. So we derive the exact flat-band capacitance (C_{FB}) and find out the flat-band voltage (V_{FB}), by the use of flat-band capacitance method. In this method an ideal value of the C_{FB} has been calculated using (3). Once the value of C_{FB} is known, the value of V_{FB} can be obtained from the C – V curve, by interpolating the closest gate-to-substrate (V_{GS}) values [43, 48]. For flat-band condition the flat-band capacitance is as;

$$C_{FB} = \frac{C_{OX} \cdot \epsilon_S A / \lambda_D}{C_{OX} + \epsilon_S A / \lambda_D} \quad (3)$$

where λ_D is the extrinsic Debye length, oxide capacitance, C_{OX} is 5.202 pF, permittivity of the substrate material, ϵ_S is

$11.7 \times 8.85 \times 10^{-14} \text{ F cm}^{-1}$ and A is the gate area (cm^2), so we found the value of λ_D $1.279 \times 10^{-5} \text{ cm}$ as well as C_{FB} 3.167 pF. For the proposed DP4T DG RF CMOS switch as shown in Fig. 1(b), C_{FB} is series combination of two p-MOS. So C_{FB} will be 1.59 pF. Similarly, the value will be same for n-MOSFET, if both MOSFET are designed with same parameters.

For CMOS circuits where no DC current flows, average dynamic power is given by $P_{avg} = C_L \times V_{DD}^2 \times f$, where C_L , V_{DD} and f represents the total load capacitance, power supply and frequency of the signal transition respectively for combinational CMOS logic, applies only to dynamic (capacitive) power. For this purpose dc power and/or short-circuit power must be computed separately [49, 50]. For the proposed DP4T DG RF CMOS Switch, C_L becomes half of the general CMOS switch as well as power supply also decreases, so average dynamic power become less for this proposed switch, which is an improved results compared to already existing switches.

6 Conclusion

In this paper, we conclude that the threshold voltage (V_t) of the double-pole four-throw double-gate switch is 0.3 V, whereas for already existing CMOS switch it is 0.7 V. In the DG MOSFET, the bulk voltage is zero, so we can achieve the highest drain current easily by using this proposed switch. At higher technology, attenuation is lower, as in this paper, we reported 60 dB to 87 dB for 45-nm technology compared to 150 dB to 187 dB for 0.8- μm technology. Off-isolation and switching speed are significantly improved in the proposed DP4T DG RF CMOS switch over the already existing CMOS switch. Moreover, the flat-band capacitance and power dissipation becomes half and threshold voltage as well as flat-band voltages is reduced as flat-band capacitance becomes half for the proposed DP4T DG RF CMOS switch. The half power dissipation has been discussed for the proposed DP4T DG RF CMOS switch and compared the results with the already existing CMOS switches. Ultra thin body SOI FETs employ very thin silicon body to achieve better control of the channel by the gate and hence, reduced the leakage and short channel effects. By use of the intrinsic or lightly doped body, in the DG MOSFET, reduces the threshold voltage variations due to random dopant fluctuations and enhances the mobility of the carriers in the channel region and therefore increment in ‘ON’ current occurs. So we can get a better result by using this DG MOSFET 45-nm technology as it has intrinsic or lightly doped body for the application of DP4T DG RF CMOS switch.

Acknowledgements Authors are sincerely thankful to the potential reviewers for their decisive time to review this article, and critical comments and suggestions to improve the quality of the manuscript.

References

- Wang, B.H., Hui, H.T.: Investigation on the FFT-based antenna selection for compact uniform circular arrays in correlated MIMO channels. *IEEE Trans. Signal Process.* **59**(2), 739–746 (2011)
- Kristem, V., Mehta, N.B., Molisch, A.F.: A novel, balanced, and energy-efficient training method for receive antenna selection. *IEEE Trans. Wirel. Commun.* **9**(9), 2742–2753 (2010)
- Srivastava, V.M., Yadav, K.S., Singh, G.: Design and performance analysis of double-gate MOSFET over single-gate MOSFET for RF switch. *Microelectron. J.* **42**(3), 527–534 (2011)
- Sjoblom, P., Sjolund, H.: Measured CMOS switched high-quality capacitors in a reconfigurable matching network. *IEEE Trans. Circuits Syst.* **54**(10), 858–862 (2007)
- Srivastava, V.M., Yadav, K.S., Singh, G.: Double-pole four-throw CMOS switch design with double-gate transistor. In: 2010 Annual IEEE India Conference, 17–19 December, India, pp. 1–4 (2010)
- Gidon, S.: Double gate MOSFET modeling. In: Proceedings of the COMSOL Multiphysics User's Conference, Paris, pp. 1–4 (2005)
- Lu, H., Taur, Y.: An analytic potential model for symmetric and asymmetric DG MOSFETs. *IEEE Trans. Electron Devices* **53**(5), 1161–1168 (2006)
- Mekanand, P., Eungdamorang, D.: DP4T CMOS switch in a transceiver of MIMO system. In: Proc. of 11th IEEE Int. Conference of Advanced Communication Technology, Korea, pp. 472–474 (2009)
- Moldovan, O., Chaves, F. et al.: Accurate prediction of the volume inversion impact on undoped Double Gate MOSFET capacitances. *Int. J. Numer. Model.* **23**(6), 447–456 (2010)
- Lee, C., Banerjee, B., Laskar, J.: Novel T/R switch architectures for MIMO applications. *IEEE MTT-S Int. Microw. Symp. Dig.* **4**, 1137–1140 (2004)
- Woerlee, P.H., Knitel, M.J., Scholten, A.J.: RF CMOS performance trends. *IEEE Trans. Electron Devices* **48**(8), 1776–1782 (2001)
- Ashraf, N., Vasilevka, D.: $1/f$ noise: threshold voltage and ON-current fluctuations in 45-nm device technology due to charged random traps. *J. Comput. Electron.*, **9**(3–4), 128–134 (2010)
- Lee, T.H.: CMOS RF no longer an oxymoron. In: Proc. of the 19th Gallium Arsenide Integrated Circuit Symposium, USA, pp. 244–247 (1997)
- Ahmed, S., Ringhofer, C., Vasilevka, D.: An effective potential approach to modeling 25 nm MOSFET devices. *J. Comput. Electron.* **9**(3–4), 197–200 (2010)
- Srivastava, V.M., Yadav, K.S., Singh, G.: Double pole four throw switch design with CMOS inverter. In: Proc. of 5th IEEE Conference on Wireless Communication and Sensor Networks, India, 15–19 December, pp. 1–4 (2009)
- Sverdlov, V.: Scaling, power consumption, and mobility enhancement techniques. In: Selberherr, S. (ed.) *Strain Induced Effects in Advanced MOSFET*, Computational Microelectronics, pp. 5–22 (2011)
- Cheng, Y., Matloubian, M.: Parameter extraction of accurate and scaleable substrate resistance components in RF MOSFETs. *IEEE Electron Device Lett.* **23**(4), 221–223 (2002)
- Lin, Y.S., Lu, S.S., Lee, T.S., Liang, H.B.: Characterization and modeling of small signal substrate resistance effect in RF CMOS. In: Proc. of IEEE MTT-S Digest, Seattle, WA, June, pp. 161–164 (2002)
- Luo, Z., Steegen, A., Eller, M., Mann, R., Baiocco, C., Nguyen, P., Kim, L., Hoinkis, M., Ku, V., Wann, C.: High performance and low power transistors integrated in 65 nm bulk CMOS technology. In: Proc. of Int. Electron Device Meeting, CA, April, pp. 661–664 (2004)
- Kuang, J.B., Kim, K., Chuang, C.T., Ngo, H.C., Gebara, F.H., Nowka, K.J.: Circuit techniques utilizing independent gate control in double-gate technologies. *IEEE Trans. Very Large Scale Integr.* **16**(12), 1657–1665 (2008)
- Kaushik, R., Mahmoodi, H., Mukhopadhyay, S.: Double-gate SOI devices for low-power and high-performance applications. In: Proc. of 19th Int. Conference on VLSI Design, USA, pp. 445–452 (2006)
- Weis, M., Emling, R., Schmitt, D.: Circuit design with independent double-gate transistors. *Adv. Radio Sci.* **7**, 231–236 (2009)
- Weis, M., Pfitzner, A., Kasprovicz, D., Emling, R., Maly, W., Landsiedel, D.: Adder circuits with transistors using independently controlled gates. In: Proc. of IEEE Int. Symp. on Circuits and Systems, Taipei, 24–27 May, pp. 449–452 (2009)
- Claeys, C.: ULSI Process Integration III. Electrochemical Society, January 2003
- Chiang, M.H., Kim, K., Tretz, C.: High-density reduced-Stack logic circuit techniques using independent-gate controlled double-gate devices. *IEEE Trans. Electron Devices* **53**(9), 2370–2377 (2006)
- Mukhopadhyay, S., Mahmoodi, H., Roy, K.: Design of high performance sense amplifier using independent gate control in sub-50 nm double-gate MOSFET. In: Proc. of 6th Int. Symposium on Quality of Electronic Design, USA, 21–23 March 2005, pp. 490–495 (2005)
- Weste, N., Harris, D.: *CMOS VLSI Design: A Circuits and Systems Perspective*, 3rd edn. Pearson Addison Wesley, Reading (2005)
- Weis, M.: Low power SRAM cell using vertical slit field effect transistor. In: Proc. of European Solid-State Circuits Conference, Edinburgh, 15–19 September (2008)
- Shin, C., Sun, X., Liu, K.: Study of random-dopant-fluctuation effects for the tri-gate bulk MOSFET. *IEEE Trans. Electron Devices* **56**(7), 1538–1542 (2009)
- Litwin, A.: Overlooked interfacial silicide-polysilicon gate resistance in MOS transistors. *IEEE Trans. Electron Devices* **48**(9), 2179–2181 (2001)
- Min, B.W., Rebeiz, G.M.: A 10–50-GHz CMOS distributed step attenuator with low loss and low phase imbalance. *IEEE J. Solid-State Circuits* **42**(11), 2547–2554 (2007)
- Ku, B.H., Hong, S.: 6-bit CMOS digital attenuators with low phase variations for X-band phased-array systems. *IEEE Trans. Microw. Theory Tech.* **58**(7), 1651–1663 (2010)
- Gogineni, U., Li, H., Alamo, J., Jagannathan, B.: Effect of substrate contact shape and placement on RF characteristics of 45-nm low-power CMOS devices. In: Proc. of Radio Frequency Integrated Circuits Symposium, USA, pp. 163–166 (2009)
- Gogineni, U., Li, H., Alamo, J., Wang, J., Jagannathan, B.: Effect of substrate contact shape and placement on RF characteristics of 45-nm low-power CMOS devices. *IEEE J. Solid-State Circuits* **45**(5), 998–1006 (2010)
- Lee, S.H., Kim, C.S., Yu, H.K.: A small signal RF model and its parameter extraction for Substrate Effects in RF MOSFETs. *IEEE Trans. Electron Devices* **48**(7), 1374–1379 (2001)
- Srivastava, V.M., Yadav, K.S., Singh, G.: Attenuation with double pole four throw CMOS switch design. In: 2010 IEEE In. Conf. on Semiconductor Electronics, Malaysia, 28–30 June 2010, pp. 173–175 (2010)
- Carmo, J.P., Mendes, P.M., Correia, J.H.: A 2.4-GHz RF CMOS transceiver for wireless sensor applications. In: Proc. of Int. Conference on Electrical Engineering, Coimbra, pp. 902–905 (2005)
- Raczkowski, K., Thijs, S., De Raedt, W., Nauwelaers, B., Wambacq, P.: 50 to 67 GHz ESD-protected power amplifiers in digital 45-nm LP CMOS. In: Proc. of Int. Solid State Circuits Conference, CA, pp. 382–384 (2009)
- Valdes Garcia, A., Reynolds, S., Plouchart, J.O.: 60 GHz transmitter circuits in 65 nm CMOS. In: Proc. of Radio Frequency Integrated Circuits Symposium, Atlanta, June 2008, pp. 641–644 (2008)

40. Srivastava, V.M., Yadav, K.S., Singh, G.: Performance of double-pole four-throw double-gate RF CMOS Switch in 45 nm technology. *Wirel. Eng. Technol.* **1**(2), 47–54 (2010)
41. Kumar, N.M., Syamal, B., Sarkar, C.K.: Influence of channel and gate engineering on the analog and RF performance of DG MOS-FETs. *IEEE Trans. Electron Devices* **57**(4), 820–826 (2010)
42. Shi, X., Wong, M.: Effects of substrate doping on the linearly extrapolated threshold voltage of symmetrical DG MOS devices. *IEEE Trans. Electron Devices* **52**(7), 1616–1621 (2005)
43. Srivastava, V.M.: C-V Measurement using VEE Pro Software after Fabrication of MOS Capacitance, 1st edn. VDM, Beau-Bassin (2010)
44. Srivastava, V.M., Yadav, K.S., Singh, G.: Application of VEE Pro software for measurement of MOS device parameters using C-V curve. *Int. J. Comput. Appl.* **1**(7), 43–46 (2010)
45. Chen, C.H., Fang, Y.K., Yang, C.W., Ting, S.F., Tsair, Y.S., Wang, M.F., Yao, L.G., Chen, S.C., Yu, C.H., Liang, M.S.: Determination of deep ultrathin equivalent oxide thickness from measuring flat-band curve. *IEEE Trans. Electron Devices* **49**(4), 695–698 (2002)
46. Cox, P., Yang, P., Mahant, S., Chatterjee, P.: Statistical modeling for efficient parametric yield estimation of MOS VLSI Circuits. *IEEE J. Solid-State Circuits* **20**(1), 391–398 (2003)
47. Chen, C.H., Fang, Y.K., Yang, C.W., Ting, S.F., Liang, M.S.: Determination of deep ultrathin equivalent oxide thickness from measuring flat-band C-V curve. *IEEE Trans. Electron Devices* **49**(4), 695–698 (2002)
48. Gate Dielectric C-V Characterization Using the Model 4200 Semiconductor Characterization System: Application Note, Number 2239, Keithley Instruments, Ohio
49. Li, Z., Quintal, R.: A dual-band CMOS front-end with two gain modes for wireless LAN applications. *IEEE J. Solid-State Circuits* **39**(11), 2069–2073 (2004)
50. Cheng, Y., Matloubian, M.: Frequency dependent resistive and capacitive components in RF MOSFETs. *IEEE Electron Device Lett.* **22**(7), 333–335 (2001)